w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Signals
sim Architecture Reference
Architecture >> sim

Constants

clock_period  Delay_length := 10 ns
clock_offset  Delay_length := 200 ns
delay_time  Delay_length := 2 ns

Signals

CLK100  slbit := ' 0 '
CLK  slbit := ' 0 '
I_RXD  slbit := ' 1 '
O_TXD  slbit := ' 1 '
O_RTS_N  slbit := ' 0 '
I_CTS_N  slbit := ' 0 '
I_SWI  slv16 := ( others = > ' 0 ' )
I_BTN  slv5 := ( others = > ' 0 ' )
RXD  slbit := ' 1 '
TXD  slbit := ' 1 '
RTS_N  slbit := ' 0 '
CTS_N  slbit := ' 0 '
SWI  slv16 := ( others = > ' 0 ' )
BTN  slv5 := ( others = > ' 0 ' )

Instantiations

sysclk  simclk <Entity simclk>
gen_clksys  sfs_gsim_core <Entity sfs_gsim_core>
uut  sys_tst_serloop1_n4 <Entity sys_tst_serloop1_n4>
gentb  tb_tst_serloop <Entity tb_tst_serloop>

Detailed Description

Definition at line 40 of file tb_tst_serloop1_n4.vhd.

Member Data Documentation

◆ CLK100

CLK100 slbit := ' 0 '
Signal

Definition at line 42 of file tb_tst_serloop1_n4.vhd.

◆ CLK

CLK slbit := ' 0 '
Signal

Definition at line 44 of file tb_tst_serloop1_n4.vhd.

◆ I_RXD

I_RXD slbit := ' 1 '
Signal

Definition at line 46 of file tb_tst_serloop1_n4.vhd.

◆ O_TXD

O_TXD slbit := ' 1 '
Signal

Definition at line 47 of file tb_tst_serloop1_n4.vhd.

◆ O_RTS_N

O_RTS_N slbit := ' 0 '
Signal

Definition at line 48 of file tb_tst_serloop1_n4.vhd.

◆ I_CTS_N

I_CTS_N slbit := ' 0 '
Signal

Definition at line 49 of file tb_tst_serloop1_n4.vhd.

◆ I_SWI

I_SWI slv16 := ( others = > ' 0 ' )
Signal

Definition at line 50 of file tb_tst_serloop1_n4.vhd.

◆ I_BTN

I_BTN slv5 := ( others = > ' 0 ' )
Signal

Definition at line 51 of file tb_tst_serloop1_n4.vhd.

◆ RXD

RXD slbit := ' 1 '
Signal

Definition at line 53 of file tb_tst_serloop1_n4.vhd.

◆ TXD

TXD slbit := ' 1 '
Signal

Definition at line 54 of file tb_tst_serloop1_n4.vhd.

◆ RTS_N

RTS_N slbit := ' 0 '
Signal

Definition at line 55 of file tb_tst_serloop1_n4.vhd.

◆ CTS_N

CTS_N slbit := ' 0 '
Signal

Definition at line 56 of file tb_tst_serloop1_n4.vhd.

◆ SWI

SWI slv16 := ( others = > ' 0 ' )
Signal

Definition at line 57 of file tb_tst_serloop1_n4.vhd.

◆ BTN

BTN slv5 := ( others = > ' 0 ' )
Signal

Definition at line 58 of file tb_tst_serloop1_n4.vhd.

◆ clock_period

clock_period Delay_length := 10 ns
Constant

Definition at line 60 of file tb_tst_serloop1_n4.vhd.

◆ clock_offset

clock_offset Delay_length := 200 ns
Constant

Definition at line 61 of file tb_tst_serloop1_n4.vhd.

◆ delay_time

delay_time Delay_length := 2 ns
Constant

Definition at line 62 of file tb_tst_serloop1_n4.vhd.

◆ sysclk

sysclk simclk
Instantiation

Definition at line 72 of file tb_tst_serloop1_n4.vhd.

◆ gen_clksys

gen_clksys sfs_gsim_core
Instantiation

Definition at line 83 of file tb_tst_serloop1_n4.vhd.

◆ uut

uut sys_tst_serloop1_n4
Instantiation

Definition at line 100 of file tb_tst_serloop1_n4.vhd.

◆ gentb

gentb tb_tst_serloop
Instantiation

Definition at line 116 of file tb_tst_serloop1_n4.vhd.

The documentation for this design unit was generated from the following file: