w11 - vhd
0.794
W11 CPU core and support modules
Toggle main menu visibility
Main Page
Packages
Package List
Design Units
Design Unit List
Design Unit Index
Design Unit Hierarchy
Design Unit Members
All
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions/Procedures/Processes
b
c
d
e
g
h
i
n
o
p
r
s
t
w
x
Variables
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Files
File List
File Members
All
t
Variables
t
•
All
Classes
Namespaces
Files
Functions
Variables
Loading...
Searching...
No Matches
s3board_dummy.vhd
Go to the documentation of this file.
1
-- $Id: s3board_dummy.vhd 1181 2019-07-08 17:00:50Z mueller $
2
-- SPDX-License-Identifier: GPL-3.0-or-later
3
-- Copyright 2007-2010 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
--
5
------------------------------------------------------------------------------
6
-- Module Name: s3board_dummy - syn
7
-- Description: s3board minimal target (base; serport loopback)
8
--
9
-- Dependencies: -
10
-- To test: tb_s3board
11
-- Target Devices: generic
12
-- Tool versions: xst 8.1, 8.2, 9.1, 9.2; ghdl 0.18-0.25
13
-- Revision History:
14
-- Date Rev Version Comment
15
-- 2010-11-06 336 1.1.3 rename input pin CLK -> I_CLK50
16
-- 2010-04-17 278 1.1.2 rename sram_dummy -> s3_sram_dummy
17
-- 2007-12-16 101 1.1.1 use _N for active low
18
-- 2007-12-09 100 1.1 add sram memory signals, dummy handle them
19
-- 2007-09-23 85 1.0 Initial version
20
------------------------------------------------------------------------------
21
22
library
ieee
;
23
use
ieee.std_logic_1164.
all
;
24
25
use
work.
slvtypes
.
all
;
26
use
work.
s3boardlib
.
all
;
27
28
entity
s3board_dummy
is
-- S3BOARD dummy (base; loopback)
29
-- implements s3board_aif
30
port
(
31
I_CLK50
:
in
slbit
;
-- 50 MHz board clock
32
I_RXD
:
in
slbit
;
-- receive data (board view)
33
O_TXD
:
out
slbit
;
-- transmit data (board view)
34
I_SWI
:
in
slv8
;
-- s3 switches
35
I_BTN
:
in
slv4
;
-- s3 buttons
36
O_LED
:
out
slv8
;
-- s3 leds
37
O_ANO_N
:
out
slv4
;
-- 7 segment disp: anodes (act.low)
38
O_SEG_N
:
out
slv8
;
-- 7 segment disp: segments (act.low)
39
O_MEM_CE_N
:
out
slv2
;
-- sram: chip enables (act.low)
40
O_MEM_BE_N
:
out
slv4
;
-- sram: byte enables (act.low)
41
O_MEM_WE_N
:
out
slbit
;
-- sram: write enable (act.low)
42
O_MEM_OE_N
:
out
slbit
;
-- sram: output enable (act.low)
43
O_MEM_ADDR
:
out
slv18
;
-- sram: address lines
44
IO_MEM_DATA
:
inout
slv32
-- sram: data lines
45
)
;
46
end
s3board_dummy
;
47
48
architecture
syn
of
s3board_dummy
is
49
50
begin
51
52
O_TXD
<=
I_RXD
;
53
54
SRAM :
s3_sram_dummy
-- connect SRAM
to
protection dummy
55
port
map
(
56
O_MEM_CE_N =>
O_MEM_CE_N
,
57
O_MEM_BE_N =>
O_MEM_BE_N
,
58
O_MEM_WE_N =>
O_MEM_WE_N
,
59
O_MEM_OE_N =>
O_MEM_OE_N
,
60
O_MEM_ADDR =>
O_MEM_ADDR
,
61
IO_MEM_DATA =>
IO_MEM_DATA
62
)
;
63
64
end
syn
;
s3_sram_dummy
Definition:
s3_sram_dummy.vhd:25
s3board_dummy.syn
Definition:
s3board_dummy.vhd:48
s3board_dummy
Definition:
s3board_dummy.vhd:28
s3board_dummy.IO_MEM_DATA
inout IO_MEM_DATA slv32
Definition:
s3board_dummy.vhd:45
s3board_dummy.O_MEM_CE_N
out O_MEM_CE_N slv2
Definition:
s3board_dummy.vhd:39
s3board_dummy.I_CLK50
in I_CLK50 slbit
Definition:
s3board_dummy.vhd:31
s3board_dummy.O_TXD
out O_TXD slbit
Definition:
s3board_dummy.vhd:33
s3board_dummy.I_RXD
in I_RXD slbit
Definition:
s3board_dummy.vhd:32
s3board_dummy.O_MEM_WE_N
out O_MEM_WE_N slbit
Definition:
s3board_dummy.vhd:41
s3board_dummy.O_LED
out O_LED slv8
Definition:
s3board_dummy.vhd:36
s3board_dummy.O_MEM_ADDR
out O_MEM_ADDR slv18
Definition:
s3board_dummy.vhd:43
s3board_dummy.I_BTN
in I_BTN slv4
Definition:
s3board_dummy.vhd:35
s3board_dummy.O_SEG_N
out O_SEG_N slv8
Definition:
s3board_dummy.vhd:38
s3board_dummy.O_MEM_BE_N
out O_MEM_BE_N slv4
Definition:
s3board_dummy.vhd:40
s3board_dummy.O_MEM_OE_N
out O_MEM_OE_N slbit
Definition:
s3board_dummy.vhd:42
s3board_dummy.I_SWI
in I_SWI slv8
Definition:
s3board_dummy.vhd:34
s3board_dummy.O_ANO_N
out O_ANO_N slv4
Definition:
s3board_dummy.vhd:37
s3boardlib
Definition:
s3boardlib.vhd:38
slvtypes
Definition:
slvtypes.vhd:28
slvtypes.slv4
std_logic_vector( 3 downto 0) slv4
Definition:
slvtypes.vhd:36
slvtypes.slv18
std_logic_vector( 17 downto 0) slv18
Definition:
slvtypes.vhd:51
slvtypes.slv32
std_logic_vector( 31 downto 0) slv32
Definition:
slvtypes.vhd:59
slvtypes.slbit
std_logic slbit
Definition:
slvtypes.vhd:30
slvtypes.slv8
std_logic_vector( 7 downto 0) slv8
Definition:
slvtypes.vhd:40
slvtypes.slv2
std_logic_vector( 1 downto 0) slv2
Definition:
slvtypes.vhd:34
bplib
s3board
tb
s3board_dummy.vhd
Generated on Thu Feb 9 2023 12:41:04 for w11 - vhd by
1.9.6