syn Architecture Reference

Architecture >> syn

Processes
proc_regs	( CLK )
proc_next	( R_DATA )

Signals
R_DATA	slv5 := ( others = > ' 0 ' )
N_DATA	slv5 := ( others = > ' 0 ' )

Attributes
fsm_extract	string
fsm_extract	signal is " no "
rom_style	string
rom_style	signal is " distributed "
fsm_encoding	string
fsm_encoding	signal is " none "

Detailed Description

Definition at line 39 of file gray_cnt_5.vhd.

Member Function/Procedure/Process Documentation

proc_regs()

proc_regs (   CLK   )

Process

Definition at line 63 of file gray_cnt_5.vhd.

proc_next()

proc_next (   R_DATA   )

Process

Definition at line 75 of file gray_cnt_5.vhd.

Member Data Documentation

R_DATA

R_DATA slv5 := ( others = > ' 0 ' )

Signal

Definition at line 41 of file gray_cnt_5.vhd.

N_DATA

N_DATA slv5 := ( others = > ' 0 ' )

Signal

Definition at line 42 of file gray_cnt_5.vhd.

fsm_extract [1/2]

fsm_extract string

Attribute

Definition at line 50 of file gray_cnt_5.vhd.

fsm_extract [2/2]

fsm_extract signal is " no "

Attribute

Definition at line 51 of file gray_cnt_5.vhd.

rom_style [1/2]

rom_style string

Attribute

Definition at line 52 of file gray_cnt_5.vhd.

rom_style [2/2]

rom_style signal is " distributed "

Attribute

Definition at line 53 of file gray_cnt_5.vhd.

fsm_encoding [1/2]

fsm_encoding string

Attribute

Definition at line 58 of file gray_cnt_5.vhd.

fsm_encoding [2/2]

fsm_encoding signal is " none "

Attribute

Definition at line 59 of file gray_cnt_5.vhd.

---

The documentation for this design unit was generated from the following file:

• vlib/genlib/gray_cnt_5.vhd