syn Architecture Reference

Architecture >> syn

Signals
CLK	slbit := ' 0 '
SWI	slv8 := ( others = > ' 0 ' )
BTN	slv5 := ( others = > ' 0 ' )
LED	slv8 := ( others = > ' 0 ' )
DSP_DAT	slv16 := ( others = > ' 0 ' )
DSP_DP	slv4 := ( others = > ' 0 ' )
RESET	slbit := ' 0 '
CE_MSEC	slbit := ' 0 '

Instantiations
clkdiv	clkdivce <Entity clkdivce>
hio	sn_humanio <Entity sn_humanio>
hiotest	tst_snhumanio <Entity tst_snhumanio>
sram_prot	nx_cram_dummy <Entity nx_cram_dummy>

Detailed Description

Definition at line 67 of file sys_tst_snhumanio_n3.vhd.

Member Data Documentation

CLK

CLK slbit := ' 0 '

Signal

Definition at line 69 of file sys_tst_snhumanio_n3.vhd.

SWI

SWI slv8 := ( others = > ' 0 ' )

Signal

Definition at line 71 of file sys_tst_snhumanio_n3.vhd.

BTN

BTN slv5 := ( others = > ' 0 ' )

Signal

Definition at line 72 of file sys_tst_snhumanio_n3.vhd.

LED

LED slv8 := ( others = > ' 0 ' )

Signal

Definition at line 73 of file sys_tst_snhumanio_n3.vhd.

DSP_DAT

DSP_DAT slv16 := ( others = > ' 0 ' )

Signal

Definition at line 74 of file sys_tst_snhumanio_n3.vhd.

DSP_DP

DSP_DP slv4 := ( others = > ' 0 ' )

Signal

Definition at line 75 of file sys_tst_snhumanio_n3.vhd.

RESET

RESET slbit := ' 0 '

Signal

Definition at line 77 of file sys_tst_snhumanio_n3.vhd.

CE_MSEC

CE_MSEC slbit := ' 0 '

Signal

Definition at line 78 of file sys_tst_snhumanio_n3.vhd.

clkdiv

clkdiv clkdivce

Instantiation

Definition at line 95 of file sys_tst_snhumanio_n3.vhd.

hio

hio sn_humanio

Instantiation

Definition at line 115 of file sys_tst_snhumanio_n3.vhd.

hiotest

hiotest tst_snhumanio

Instantiation

Definition at line 129 of file sys_tst_snhumanio_n3.vhd.

sram_prot

sram_prot nx_cram_dummy

Instantiation

Definition at line 145 of file sys_tst_snhumanio_n3.vhd.

---

The documentation for this design unit was generated from the following file:

• sys_gen/tst_snhumanio/nexys3/sys_tst_snhumanio_n3.vhd