27use ieee.std_logic_1164.
all;
28use ieee.numeric_std.
all;
68 if rising_edge(CLKA) then
76 end process proc_clka;
80 if rising_edge(CLKB) then
88 end process proc_clkb;
slv( DWIDTH- 1 downto 0) := datzero R_DOB
( 0 to memsize- 1) slv( DWIDTH- 1 downto 0) ram_type
shared ram_type :=:=( others => datzero) sv_ram
slv( DWIDTH- 1 downto 0) := datzero R_DOA
positive := 2** AWIDTH memsize
slv( DWIDTH- 1 downto 0) :=( others => '0') datzero
in DIA slv( DWIDTH- 1 downto 0)
in ADDRB slv( AWIDTH- 1 downto 0)
in ADDRA slv( AWIDTH- 1 downto 0)
out DOB slv( DWIDTH- 1 downto 0)
in DIB slv( DWIDTH- 1 downto 0)
out DOA slv( DWIDTH- 1 downto 0)