w11 - vhd
0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
nexys2_dummy.vhd
Go to the documentation of this file.
1
-- $Id: nexys2_dummy.vhd 1181 2019-07-08 17:00:50Z mueller $
2
-- SPDX-License-Identifier: GPL-3.0-or-later
3
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
--
5
------------------------------------------------------------------------------
6
-- Module Name: nexys2_dummy - syn
7
-- Description: nexys2 minimal target (base; serport loopback)
8
--
9
-- Dependencies: -
10
-- To test: tb_nexys2
11
-- Target Devices: generic
12
-- Tool versions: xst 11.4, 12.1, 13.1; ghdl 0.26-0.29
13
--
14
-- Revision History:
15
-- Date Rev Version Comment
16
-- 2011-12-23 444 1.3 remove clksys output hack
17
-- 2011-11-26 433 1.2 use nxcramlib
18
-- 2011-11-23 432 1.1 remove O_FLA_CE_N port from n2_cram_dummy
19
-- 2010-11-13 338 1.0.2 add O_CLKSYS (for DCM derived system clock)
20
-- 2010-11-06 336 1.0.1 rename input pin CLK -> I_CLK50
21
-- 2010-05-23 294 1.0 Initial version (derived from s3board_dummy)
22
------------------------------------------------------------------------------
23
24
library
ieee
;
25
use
ieee.std_logic_1164.
all
;
26
27
use
work.
slvtypes
.
all
;
28
use
work.
nxcramlib
.
all
;
29
30
entity
nexys2_dummy
is
-- NEXYS 2 dummy (base; loopback)
31
-- implements nexys2_aif
32
port
(
33
I_CLK50
:
in
slbit
;
-- 50 MHz board clock
34
I_RXD
:
in
slbit
;
-- receive data (board view)
35
O_TXD
:
out
slbit
;
-- transmit data (board view)
36
I_SWI
:
in
slv8
;
-- n2 switches
37
I_BTN
:
in
slv4
;
-- n2 buttons
38
O_LED
:
out
slv8
;
-- n2 leds
39
O_ANO_N
:
out
slv4
;
-- 7 segment disp: anodes (act.low)
40
O_SEG_N
:
out
slv8
;
-- 7 segment disp: segments (act.low)
41
O_MEM_CE_N
:
out
slbit
;
-- cram: chip enable (act.low)
42
O_MEM_BE_N
:
out
slv2
;
-- cram: byte enables (act.low)
43
O_MEM_WE_N
:
out
slbit
;
-- cram: write enable (act.low)
44
O_MEM_OE_N
:
out
slbit
;
-- cram: output enable (act.low)
45
O_MEM_ADV_N
:
out
slbit
;
-- cram: address valid (act.low)
46
O_MEM_CLK
:
out
slbit
;
-- cram: clock
47
O_MEM_CRE
:
out
slbit
;
-- cram: command register enable
48
I_MEM_WAIT
:
in
slbit
;
-- cram: mem wait
49
O_MEM_ADDR
:
out
slv23
;
-- cram: address lines
50
IO_MEM_DATA
:
inout
slv16
;
-- cram: data lines
51
O_FLA_CE_N
:
out
slbit
-- flash ce.. (act.low)
52
)
;
53
end
nexys2_dummy
;
54
55
architecture
syn
of
nexys2_dummy
is
56
57
begin
58
59
O_TXD
<=
I_RXD
;
-- loop back
60
61
CRAM :
nx_cram_dummy
-- connect CRAM
to
protection dummy
62
port
map
(
63
O_MEM_CE_N =>
O_MEM_CE_N
,
64
O_MEM_BE_N =>
O_MEM_BE_N
,
65
O_MEM_WE_N =>
O_MEM_WE_N
,
66
O_MEM_OE_N =>
O_MEM_OE_N
,
67
O_MEM_ADV_N =>
O_MEM_ADV_N
,
68
O_MEM_CLK =>
O_MEM_CLK
,
69
O_MEM_CRE =>
O_MEM_CRE
,
70
I_MEM_WAIT =>
I_MEM_WAIT
,
71
O_MEM_ADDR =>
O_MEM_ADDR
,
72
IO_MEM_DATA =>
IO_MEM_DATA
73
)
;
74
75
O_FLA_CE_N
<=
'
1
'
;
-- keep Flash memory disabled
76
77
end
syn
;
nexys2_dummy.syn
Definition:
nexys2_dummy.vhd:55
nexys2_dummy
Definition:
nexys2_dummy.vhd:30
nexys2_dummy.I_CLK50
in I_CLK50 slbit
Definition:
nexys2_dummy.vhd:33
nexys2_dummy.O_TXD
out O_TXD slbit
Definition:
nexys2_dummy.vhd:35
nexys2_dummy.I_RXD
in I_RXD slbit
Definition:
nexys2_dummy.vhd:34
nexys2_dummy.O_MEM_WE_N
out O_MEM_WE_N slbit
Definition:
nexys2_dummy.vhd:43
nexys2_dummy.O_LED
out O_LED slv8
Definition:
nexys2_dummy.vhd:38
nexys2_dummy.I_BTN
in I_BTN slv4
Definition:
nexys2_dummy.vhd:37
nexys2_dummy.O_MEM_CE_N
out O_MEM_CE_N slbit
Definition:
nexys2_dummy.vhd:41
nexys2_dummy.O_SEG_N
out O_SEG_N slv8
Definition:
nexys2_dummy.vhd:40
nexys2_dummy.I_MEM_WAIT
in I_MEM_WAIT slbit
Definition:
nexys2_dummy.vhd:48
nexys2_dummy.O_MEM_OE_N
out O_MEM_OE_N slbit
Definition:
nexys2_dummy.vhd:44
nexys2_dummy.O_MEM_CLK
out O_MEM_CLK slbit
Definition:
nexys2_dummy.vhd:46
nexys2_dummy.O_MEM_ADV_N
out O_MEM_ADV_N slbit
Definition:
nexys2_dummy.vhd:45
nexys2_dummy.O_MEM_ADDR
out O_MEM_ADDR slv23
Definition:
nexys2_dummy.vhd:49
nexys2_dummy.O_MEM_BE_N
out O_MEM_BE_N slv2
Definition:
nexys2_dummy.vhd:42
nexys2_dummy.IO_MEM_DATA
inout IO_MEM_DATA slv16
Definition:
nexys2_dummy.vhd:50
nexys2_dummy.O_FLA_CE_N
out O_FLA_CE_N slbit
Definition:
nexys2_dummy.vhd:52
nexys2_dummy.O_MEM_CRE
out O_MEM_CRE slbit
Definition:
nexys2_dummy.vhd:47
nexys2_dummy.I_SWI
in I_SWI slv8
Definition:
nexys2_dummy.vhd:36
nexys2_dummy.O_ANO_N
out O_ANO_N slv4
Definition:
nexys2_dummy.vhd:39
nx_cram_dummy
Definition:
nx_cram_dummy.vhd:26
nxcramlib
Definition:
nxcramlib.vhd:23
slvtypes
Definition:
slvtypes.vhd:28
slvtypes.slv23
std_logic_vector( 22 downto 0) slv23
Definition:
slvtypes.vhd:56
slvtypes.slv4
std_logic_vector( 3 downto 0) slv4
Definition:
slvtypes.vhd:36
slvtypes.slv16
std_logic_vector( 15 downto 0) slv16
Definition:
slvtypes.vhd:48
slvtypes.slbit
std_logic slbit
Definition:
slvtypes.vhd:30
slvtypes.slv8
std_logic_vector( 7 downto 0) slv8
Definition:
slvtypes.vhd:40
slvtypes.slv2
std_logic_vector( 1 downto 0) slv2
Definition:
slvtypes.vhd:34
bplib
nexys2
tb
nexys2_dummy.vhd
Generated on Thu Feb 9 2023 12:41:04 for w11 - vhd by
1.9.6