w11 - vhd
0.794
W11 CPU core and support modules
Toggle main menu visibility
Main Page
Packages
Package List
Design Units
Design Unit List
Design Unit Index
Design Unit Hierarchy
Design Unit Members
All
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions/Procedures/Processes
b
c
d
e
g
h
i
n
o
p
r
s
t
w
x
Variables
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Files
File List
File Members
All
t
Variables
t
•
All
Classes
Namespaces
Files
Functions
Variables
Loading...
Searching...
No Matches
simclkcnt.vhd
Go to the documentation of this file.
1
-- $Id: simclkcnt.vhd 1181 2019-07-08 17:00:50Z mueller $
2
-- SPDX-License-Identifier: GPL-3.0-or-later
3
-- Copyright 2011- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
--
5
------------------------------------------------------------------------------
6
-- Module Name: simclkcnt - sim
7
-- Description: test bench system clock cycle counter
8
--
9
-- Dependencies: -
10
-- Test bench: -
11
-- Target Devices: generic
12
-- Tool versions: xst 12.1-14.7; viv 2016.2; ghdl 0.29-0.33
13
--
14
-- Revision History:
15
-- Date Rev Version Comment
16
-- 2011-12-23 444 2.0 CLK_CYCLE now an integer
17
-- 2011-11-12 423 1.0.1 now numeric_std clean
18
-- 2010-11-13 72 1.0 Initial version
19
------------------------------------------------------------------------------
20
21
library
ieee
;
22
use
ieee.std_logic_1164.
all
;
23
use
work.
slvtypes
.
all
;
24
25
entity
simclkcnt
is
-- test bench system clock cycle counter
26
port
(
27
CLK
:
in
slbit
;
-- clock
28
CLK_CYCLE
:
out
integer
-- clock cycle number
29
)
;
30
end
entity
simclkcnt
;
31
32
architecture
sim
of
simclkcnt
is
33
signal
R_CLKCNT
:
integer
:=
0
;
34
begin
35
36
proc_clk:
process
(
CLK
)
37
begin
38
39
if
rising_edge
(
CLK
)
then
40
R_CLKCNT
<=
R_CLKCNT
+
1
;
41
end
if
;
42
43
end
process
proc_clk
;
44
45
CLK_CYCLE
<=
R_CLKCNT
;
46
47
end
sim;
simclkcnt.sim
Definition:
simclkcnt.vhd:32
simclkcnt.sim.R_CLKCNT
integer := 0 R_CLKCNT
Definition:
simclkcnt.vhd:33
simclkcnt
Definition:
simclkcnt.vhd:25
simclkcnt.CLK_CYCLE
out CLK_CYCLE integer
Definition:
simclkcnt.vhd:29
simclkcnt.CLK
in CLK slbit
Definition:
simclkcnt.vhd:27
slvtypes
Definition:
slvtypes.vhd:28
slvtypes.slbit
std_logic slbit
Definition:
slvtypes.vhd:30
vlib
simlib
simclkcnt.vhd
Generated on Thu Feb 9 2023 12:41:06 for w11 - vhd by
1.9.6