23use ieee.std_logic_1164.
all;
57 attribute iob : string;
59 attribute iob of R_DI : signal is "true";
60 attribute iob of R_DO : signal is "true";
65 report "assert(PULL): only NONE, UP, DOWN, OR KEEP supported"
68 proc_regs:
process (
CLK)
70 if rising_edge(CLK) then
79 end process proc_regs;
88 end process proc_comb;
97 PULL_UP: if PULL = "UP" generate
101 PULL_DOWN: if PULL = "DOWN" generate
103 end generate PULL_DOWN;
105 PULL_KEEP: if PULL = "KEEP" generate
109 end generate PULL_KEEP;
inout PAD slv( DWIDTH- 1 downto 0)
slv( DWIDTH- 1 downto 0) :=( others => 'L') all_l
slv( DWIDTH- 1 downto 0) :=( others => INITO) R_DO
slv( DWIDTH- 1 downto 0) :=( others => INITI) R_DI
slv( DWIDTH- 1 downto 0) :=( others => 'Z') all_z
slv( DWIDTH- 1 downto 0) :=( others => 'H') all_h
inout PAD slv( DWIDTH- 1 downto 0)
in DO slv( DWIDTH- 1 downto 0)
out DI slv( DWIDTH- 1 downto 0)