34use ieee.std_logic_1164.
all;
35use ieee.numeric_std.
all;
36use ieee.std_logic_textio.
all;
127 GEN_TYPE => sys_conf_clksys_gentype
)
164 UUT : nexys3_fusp_aif
232 end process proc_port_mux;
235 variable oline : line;
239 wait until rising_edge(CLKCOM);
243 writeline(output, oline);
248 end process proc_moni;
250 proc_simbus:
process (SB_VAL)
252 if SB_VAL'event and to_x01(SB_VAL)='1' then
258 end process proc_simbus;
CLKIN_PERIOD real := 10.0
CLKIN_JITTER real := 0.01
STARTUP_WAIT boolean := false
VCO_MULTIPLY positive := 1
in CLKDIV slv( CDWIDTH- 1 downto 0)
OFFSET Delay_length := 200 ns
PERIOD Delay_length := 20 ns
std_logic_vector( 22 downto 0) slv23
std_logic_vector( 3 downto 0) slv4
std_logic_vector( 4 downto 0) slv5
std_logic_vector( 15 downto 0) slv16
std_logic_vector( 7 downto 0) slv8
std_logic_vector( 1 downto 0) slv2
slv8 :=( others => '0') O_SEG_N
integer := 0 CLKCOM_CYCLE
Delay_length := 10 ns clock_period
slv8 :=( others => '0') RXDATA
slv2 :=( others => '1') O_MEM_BE_N
Delay_length := 200 ns clock_offset
slv16 :=( others => '0') IO_MEM_DATA
slv8 :=( others => '0') O_LED
slbit := '0' R_PORTSEL_SER
slv23 :=( others => 'Z') O_MEM_ADDR
slv5 :=( others => '0') I_BTN
slv8 := slv( to_unsigned( 8, 8) ) sbaddr_portsel
slv8 :=( others => '0') I_SWI
slv4 :=( others => '0') O_ANO_N
slbit := '0' R_PORTSEL_XON
slbit := '0' O_PPCM_RST_N
slbit := '0' O_FUSP_RTS_N
slv8 :=( others => '0') TXDATA
slbit := '0' I_FUSP_CTS_N