71use ieee.std_logic_1164.
all;
72use ieee.numeric_std.
all;
152 signal RB_MREQ : rb_mreq_type := rb_mreq_init;
153 signal RB_SRES : rb_sres_type := rb_sres_init;
157 signal SER_MONI : serport_moni_type := serport_moni_init;
216 CLKIN_PERIOD =>
10.0,
217 CLKIN_JITTER =>
0.01,
218 STARTUP_WAIT => false,
219 CLK0_VCODIV => sys_conf_clksys_vcodivide,
220 CLK0_VCOMUL => sys_conf_clksys_vcomultiply,
221 CLK0_OUTDIV => sys_conf_clksys_outdivide,
222 CLK0_GENTYPE => sys_conf_clksys_gentype,
224 CLK0_USECDIV => sys_conf_clksys_mhz,
225 CLK0_MSECDIV =>
1000,
226 CLK1_VCODIV => sys_conf_clkser_vcodivide,
227 CLK1_VCOMUL => sys_conf_clkser_vcomultiply,
228 CLK1_OUTDIV => sys_conf_clkser_outdivide,
229 CLK1_GENTYPE => sys_conf_clkser_gentype,
231 CLK1_USECDIV => sys_conf_clkser_mhz,
232 CLK1_MSECDIV =>
1000,
237 CLK23_GENTYPE =>
"PLL")
305 SYSID => sysid_proj & sysid_board & sysid_vers ,
311 CDINIT => sys_conf_ser2rri_cdinit,
338 RB_ADDR =>
slv(to_unsigned
(2#0000000000000000#,
16)),
419 CLK_MHZ => sys_conf_clksys_mhz,
438 RB_SRES_OR :
rb_sres_or_3 -- rbus
or ---------------------------
449 if I_BTN(3) = '1' then
453 if rising_edge(CLK) then
462 end process proc_mon_ui_clk;
467 if I_BTN(3) = '1' then
471 if rising_edge(CLKREF) then
480 end process proc_mon_clkref;
485 if I_BTN(3) = '1' then
489 if rising_edge(CLKS) then
498 end process proc_mon_clkser;
503 if I_BTN(3) = '1' then
507 if rising_edge(XX_CLK) then
516 end process proc_mon_xx_clk;
ENAPIN_RBMON integer :=- 1
out SER_MONI serport_moni_type
ENAPIN_RLMON integer :=- 1
RBMON_RBADDR slv16 := rbaddr_rbmon
RBMON_AWIDTH natural := 0
SYSID slv32 :=( others => '0')
std_logic_vector( 12 downto 0) slv13
std_logic_vector( 3 downto 0) slv4
std_logic_vector( 4 downto 0) slv5
std_logic_vector( 11 downto 0) slv12
std_logic_vector( 2 downto 0) slv3
std_logic_vector( 0 downto 0) slv1
std_logic_vector( 31 downto 0) slv32
std_logic_vector( 15 downto 0) slv16
std_logic_vector( 7 downto 0) slv8
std_logic_vector( 1 downto 0) slv2
slv( 25 downto 0) :=( others => '0') R_CNT_XX_CLK
slv16 := x"ffe8" rbaddr_rbmon
slv12 :=( others => '0') XADC_TEMP
slbit := '0' APP_SR_ACTIVE
slv32 :=( others => '0') DSP_DAT
slbit := '0' MIG_INIT_CALIB_COMPLETE
slv16 := x"0105" sysid_proj
slv16 :=( others => '0') SWI
slv4 :=( others => '0') RB_STAT
slv8 := x"08" sysid_board
rb_sres_type := rb_sres_init RB_SRES_SYSMON
rb_mreq_type := rb_mreq_init RB_MREQ
slbit := '0' R_FLG_CLKREF
serport_moni_type := serport_moni_init SER_MONI
slbit := '0' APP_RD_DATA_VALID
slbit := '0' APP_RD_DATA_END
slv( mig_dwidth- 1 downto 0) :=( others => '0') APP_RD_DATA
slv( mig_mawidth- 1 downto 0) :=( others => '0') APP_ADDR
slbit := '0' R_FLG_UI_CLK
slv( 25 downto 0) :=( others => '0') R_CNT_UI_CLK
rb_sres_type := rb_sres_init RB_SRES
slbit := '0' R_FLG_XX_CLK
slv3 :=( others => '0') APP_CMD
slbit := '0' LOCKED_CLKMIG
slv16 :=( others => '0') LED
slv( mig_mwidth- 1 downto 0) :=( others => '0') APP_WDF_MASK
slbit := '0' R_FLG_CLKSER
slv( 25 downto 0) :=( others => '0') R_CNT_CLKSER
slv( 26 downto 0) :=( others => '0') R_CNT_CLKREF
slbit := '0' MIG_UI_CLK_SYNC_RST
rb_sres_type := rb_sres_init RB_SRES_TST
slv8 :=( others => '0') DSP_DP
slv16 := x"fb00" rbaddr_sysmon
rb_sres_type := rb_sres_init RB_SRES_USRACC
slv16 :=( others => '0') RB_LAM
slbit := '0' APP_WDF_WREN
slv5 :=( others => '0') BTN
slv( mig_dwidth- 1 downto 0) :=( others => '0') APP_WDF_DATA
out APP_WDF_MASK slv( MWIDTH- 1 downto 0)
in APP_RD_DATA_VALID slbit
in MIG_INIT_CALIB_COMPLETE slbit
in MIG_UI_CLK_SYNC_RST slbit
RB_ADDR slv16 := slv( to_unsigned( 2#0000000000000000#, 16) )
in APP_RD_DATA slv( 8* MWIDTH- 1 downto 0)
in MIG_DEVICE_TEMP_I slv12
out APP_WDF_DATA slv( 8* MWIDTH- 1 downto 0)
out APP_ADDR slv( MAWIDTH- 1 downto 0)