38use ieee.std_logic_1164.
all;
39use ieee.numeric_std.
all;
95 signal RB_MREQ : rb_mreq_type := rb_mreq_init;
96 signal RB_SRES : rb_sres_type := rb_sres_init;
100 signal SER_MONI : serport_moni_type := serport_moni_init;
130 GEN_CLKALL :
s7_cmt_1ce1ce -- clock generator system ------------
132 CLKIN_PERIOD =>
83.3,
133 CLKIN_JITTER =>
0.01,
134 STARTUP_WAIT => false,
135 CLK0_VCODIV => sys_conf_clksys_vcodivide,
136 CLK0_VCOMUL => sys_conf_clksys_vcomultiply,
137 CLK0_OUTDIV => sys_conf_clksys_outdivide,
138 CLK0_GENTYPE => sys_conf_clksys_gentype,
140 CLK0_USECDIV => sys_conf_clksys_mhz,
141 CLK0_MSECDIV =>
1000,
142 CLK1_VCODIV => sys_conf_clkser_vcodivide,
143 CLK1_VCOMUL => sys_conf_clkser_vcomultiply,
144 CLK1_OUTDIV => sys_conf_clkser_outdivide,
145 CLK1_GENTYPE => sys_conf_clkser_gentype,
147 CLK1_USECDIV => sys_conf_clkser_mhz,
148 CLK1_MSECDIV =>
1000)
173 SYSID => sysid_proj & sysid_board & sysid_vers ,
179 CDINIT => sys_conf_ser2rri_cdinit,
206 RB_ADDR =>
slv(to_unsigned
(2#0000000000000000#,
16)),
275 CLK_MHZ => sys_conf_clksys_mhz,
294 RB_SRES_OR :
rb_sres_or_4 -- rbus
or ---------------------------
313 DSP_DP(7 downto 4) <= "0010";
ENAPIN_RBMON integer :=- 1
out SER_MONI serport_moni_type
ENAPIN_RLMON integer :=- 1
RBMON_RBADDR slv16 := rbaddr_rbmon
RBMON_AWIDTH natural := 0
SYSID slv32 :=( others => '0')
std_logic_vector( 18 downto 0) slv19
std_logic_vector( 3 downto 0) slv4
std_logic_vector( 4 downto 0) slv5
std_logic_vector( 2 downto 0) slv3
std_logic_vector( 16 downto 0) slv17
std_logic_vector( 31 downto 0) slv32
std_logic_vector( 15 downto 0) slv16
std_logic_vector( 7 downto 0) slv8
std_logic_vector( 1 downto 0) slv2
in DSP_DP slv(( 2** DCWIDTH)- 1 downto 0)
in DSP_DAT slv( 4*( 2** DCWIDTH)- 1 downto 0)
out SWI slv( SWIDTH- 1 downto 0)
out BTN slv( BWIDTH- 1 downto 0)
in LED slv( LWIDTH- 1 downto 0)
slv32 :=( others => '0') DSP_DAT
slv8 := x"09" sysid_board
slv16 :=( others => '0') SWI
slv4 :=( others => '0') RB_STAT
slv32 :=( others => '0') MEM_DI
rb_sres_type := rb_sres_init RB_SRES_SYSMON
rb_mreq_type := rb_mreq_init RB_MREQ
serport_moni_type := serport_moni_init SER_MONI
slv32 :=( others => '0') MEM_DO
rb_sres_type := rb_sres_init RB_SRES
slv16 :=( others => '0') LED
rb_sres_type := rb_sres_init RB_SRES_TST
slv8 :=( others => '0') DSP_DP
slv16 := x"fb00" rbaddr_sysmon
rb_sres_type := rb_sres_init RB_SRES_USRACC
slv16 :=( others => '0') RB_LAM
rb_sres_type := rb_sres_init RB_SRES_HIO
slv4 :=( others => '0') MEM_BE
slv5 :=( others => '0') BTN
slv16 := x"0104" sysid_proj
slv17 :=( others => '0') MEM_ADDR
RB_ADDR slv16 := slv( to_unsigned( 2#0000000000000000#, 16) )
out MEM_ADDR slv( AWIDTH- 1 downto 0)