181use ieee.std_logic_1164.
all;
182use ieee.numeric_std.
all;
236 signal RB_MREQ : rb_mreq_type := rb_mreq_init;
237 signal RB_SRES : rb_sres_type := rb_sres_init;
244 signal SER_MONI : serport_moni_type := serport_moni_init;
261 signal CP_STAT : cp_stat_type := cp_stat_init;
275 signal IB_MREQ : ib_mreq_type := ib_mreq_init;
292 CLKDIV :
clkdivce -- usec/msec clock divider -----------
324 SYSID => sysid_proj & sysid_board & sysid_vers ,
327 ENAPIN_RLMON => sbcntl_sbf_rlmon,
328 ENAPIN_RBMON => sbcntl_sbf_rbmon,
330 CDINIT => sys_conf_ser2rri_cdinit,
331 RBMON_AWIDTH => sys_conf_rbmon_awidth,
362 SYS70 :
pdp11_sys70 --
1 cpu system ----------------------
391 IBDR_SYS :
ibdr_maxisys -- IO system -------------------------
398 ITIMER => DM_STAT_EXP.se_itimer,
399 IDEC => DM_STAT_EXP.se_idec,
400 CPUSUSP => CP_STAT.cpususp,
401 RB_LAM =>
RB_LAM(15 downto 1),
442 LWIDTH => LED'length,
446 SEL_DSP =>
SWI(5 downto 4),
459 DEBOUNCE => sys_conf_hio_debounce,
479 RB_SRES_OR :
rb_sres_or_2 -- rbus
or ---------------------------
std_logic_vector( 19 downto 0) slv20
std_logic_vector( 3 downto 0) slv4
std_logic_vector( 2 downto 0) slv3
std_logic_vector( 8 downto 2) slv9_2
std_logic_vector( 17 downto 0) slv18
std_logic_vector( 31 downto 0) slv32
std_logic_vector( 15 downto 0) slv16
std_logic_vector( 7 downto 0) slv8
std_logic_vector( 1 downto 0) slv2
slv9_2 :=( others => '0') EI_VECT
slv16 :=( others => '0') DSP_DAT
slv8 :=( others => '0') PERFEXT
slv8 :=( others => '0') LED
slv16 := x"ffe8" rbaddr_rbmon
slv16 := x"fef0" rbaddr_hio
slv8 := x"01" sysid_board
slv16 :=( others => '0') DISPREG
ib_mreq_type := ib_mreq_init IB_MREQ
slv3 :=( others => '0') EI_PRI
slv4 :=( others => '0') RB_STAT
slv8 :=( others => '0') SWI
slv32 :=( others => '0') MEM_DI
rb_mreq_type := rb_mreq_init RB_MREQ
serport_moni_type := serport_moni_init SER_MONI
slv16 :=( others => '0') ABCLKDIV
slv32 :=( others => '0') MEM_DO
rb_sres_type := rb_sres_init RB_SRES
slv4 :=( others => '0') DSP_DP
cp_stat_type := cp_stat_init CP_STAT
rb_sres_type := rb_sres_init RB_SRES_CPU
slv16 := x"0201" sysid_proj
slv4 :=( others => '0') BTN
ib_sres_type := ib_sres_init IB_SRES_IBDR
slv16 :=( others => '0') RB_LAM
rb_sres_type := rb_sres_init RB_SRES_HIO
slv4 :=( others => '0') MEM_BE
dm_stat_exp_type := dm_stat_exp_init DM_STAT_EXP
slv20 :=( others => '0') MEM_ADDR